See Also

The EP1C12, a member of the Cyclone^™ device family, provides 12,795 registers; 239,616 memory bits; and 12,060 logic elements. The Cyclone device meets the low-voltage requirements of 1.8-V applications and supports multiple I/O standards including LVDS, LVTTL, LVCMOS, PCI, SSTL-3 Class I & II, and SSTL-2 Class I & II.

The EP1C12 is available in 240-pin QFP packages with 169 I/O pins, 256-pin FineLine BGA^® packages  (See Note (12)), and 324-pin FineLine BGA packages with 245 I/O pins. The device has 12,060 logic elements grouped into 1,206 LABs. These LABs are arranged into 26 rows and 48 columns. The embedded memory consists of two columns of M4K memory blocks, containing a total of 239,616 RAM bits. Each M4K block can implement shift registers and various types of memory with or without parity bits, including dual-port, true dual-port, and single-port RAM, ROM, FIFO buffers, and shift registers.

Each I/O element contains a bidirectional I/O buffer and three registers for complete embedded bidirectional single data rate transfer. The I/O element contains individual input, output, and output enable registers. The input register provides fast setup times, the output register provides fast clock-to-output times, and the output enable register provides fast clock-to-output enable times. The EP1C12 also contains four dedicated clock pins and eight dual-purpose clock pins for large fan-out control signals. In addition, the EP1C12 contains two phase-locked loops (PLLs), which provide general purpose clocking with clock multiplication and phase shifting as well as high-speed outputs for high-speed differential I/O support.

The EP1C12 also supports ICR and JTAG BST. The EP1C12 JTAG Instruction Register length is 10; the Boundary-Scan Register length is 258; and the JTAG ID code is 0x020830DD.

Preliminary support for new device packages may be available for this device. Pin-outs for devices with preliminary support are subject to change. For information on preliminary device support, refer to the current Quartus® II Software Release Notes, available on the Altera® web site. For complete information on the EP1C12 device, refer to the current Cyclone Programmable Logic Device Family Data Sheet, which is available from the Literature section of the Altera web site.

The following table displays the pin-out information for EP1C12 devices:

Back to Top