|
|
Based on flash memory technology, the EPC2 configuration device is a reprogrammable serial memory device that stores configuration data for the SRAM-based Altera® ACEX® 1K, APEX™ 20K, APEX™ II, ARM®-based Excalibur™, Mercury™, Stratix™, and Stratix™ GX device families. In SRAM-based devices, the configuration data must be reloaded whenever the system initializes, or whenever you want new configuration data. A single EPC2 device has a capacity of 1,655 Kbits of data.
The Quartus® II software can generate Programmer Object Files (.pof) that you can use to program configuration devices, such as EPC2 devices. The Quartus II software can combine SRAM Object Files (.sof) for multiple ACEX 1K, APEX 20K, APEX II, ARM-based Excalibur, FLEX 10KE, Mercury, Stratix, or Stratix GX devices into one or more EPC2 devices. The EPC2 JTAG Instruction Register length is 10; the Boundary-Scan Register length is 24; and the JTAG ID code is 010020DD.
 |
Preliminary support for new device packages may be available for this device. Pin-outs for devices with preliminary support are subject to change. For information on preliminary device support, refer to Quartus II Software Release Notes, available on the Altera web site. The EPC2 device is available in plastic reprogrammable 20-pin J-lead, and 32-pin TQFP packages. For complete information on the EPC2, refer to the current Configuration Devices for SRAM-Based LUT Devices Data Sheet, which is available from the Literature section of the Altera web site. |
Function J-Lead TQFP
TDO 1 28 DATA 2 31 TCK 3 32 DCLK 4 2 VCCSEL 5 3 OE 8 7 nCS 9 10 GND 10 12 TDI 11 13 nCASC 12 15 nINIT_CONF 13 16 VPPSEL 14 17 VCC 18 23 TMS 19 25 VCC 20 27
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |