|
The following table provides information on the Stratix GX family of programmable logic devices.
Stratix GX devices are in-circuit reconfigurable (ICR) through an external configuration device. All Stratix GX devices provide JTAG BST circuitry.
Device Note (1) | Package Note (2) | Temp. Note (3) | Speed Grade Note (4) | M512 RAM blocks | M4K RAM blocks | Mega RAMs | Logic Elements | Flipflops | Memory Bits | Ded. Clock Pins | I/O Note (11) | Source-Synchronous Channels | DSP Blocks | DSP Block Multipliers | PLLs | Transceiver Channels Note (12) | Configuration Device |
EP1SGX10 | 672F | C | 6, 7 | 94 | 60 | 1 | 10,570 | 10,936 | 920,448 | 12 | 318 | 22 Input, 22 Output |
6 | 48 | 4 | 4, 8 |
EPC2, EPC4, EPC8, or EPC16 |
EP1SGX25 | 672F, 1020F |
C | 6, 7 | 224 | 138 | 2 | 25,660 | 26,274 | 1,944,576 | 12 | 414, 530 |
39 Input, 39 Output |
10 | 80 | 4 | 4, 8, 16 |
EPC2, EPC4, EPC8, or EPC16 |
EP1SGX40 | 1020F | C | 6, 7 | 384 | 183 | 4 | 41,250 | 41,888 | 3,423,744 | 12 | 532 | 45 Input, 45 Output |
14 | 112 | 8 | 8, 20 |
EPC2, EPC8, or EPC16 |
- PLDWorld - |
|
Created by chm2web html help conversion utility. |