Devices

EP20K60E Devices



The EP20K60E, a member of the APEX 20KE device family, provides 2,645 registers; 32,768 memory bits; and 60,000 typical gates. It is suitable for memory functions and complex logic functions such as digital signal processing, wide data-path manipulation, data transformation, and microcontrollers. The high-pin-count EP20K60E device contains an embedded array to implement memory functions and a logic array to implement general logic functions. You can integrate entire systems, including 32-bit buses, into a single EP20K60E device. The EP20K60E device meets the low-voltage requirements of 1.8-V applications and supports multiple low-voltage I/O standards.

The EP20K60E is available in 144-pin TQFP packages with 84 I/O pins, 144-pin FineLine BGA® packages with 85 I/O pins, 208-pin PQFP packages with 140 I/O pins, 324 FineLine BGA packages with 188 I/O pins, and 356-pin BGA packages with 188 I/O pins.  (See Note (11))  The device has 2,560 logic elements grouped into 16 MegaLAB structures, each of which consists of 16 LABs and one Embedded System Block (ESB). These MegaLAB structures are arranged into eight rows and two columns. The embedded array consists of a series of ESBs, each of which provides 2,048 programmable bits that can be configured as product-term logic, look-up-table-based logic, or various types of memory: content-addressable memory (CAM), dual-port RAM, ROM, or FIFO buffers. The EP20K60E JTAG Instruction Register length is 10; the Boundary-Scan Register length is 624; and the JTAG ID code is 080600DD.

Each I/O cell contains a bidirectional I/O buffer and a flipflop that can be used as either an input or output register. When used as outputs, the I/O registers provide fast clock-to-output times; as inputs, they provide quick setup times. The EP20K60E also contains four dedicated clock pins and four dedicated fast I/O pins for synchronous control signals with large fan-outs. In addition, devices with the suffix, "X," such as, EP20K60EFC144-1X devices, include ClockLock® and ClockBoost® phase-locked loop circuitry.

The EP20K60E supports the LVDS I/O standard on dedicated clock signals.

NOTE Preliminary support for new device packages may be available for this device. Pin-outs for devices with preliminary support are subject to change. For information on preliminary device support, refer to Quartus® II Software Release Notes, available on the Altera® web site. For complete information on the EP20K60E device, refer to the current APEX 20K Programmable Logic Device Family Data Sheet, which is available from the Literature section of the Altera web site.

The following table displays the pin-out information for EP20K60E devices:



Function          Pad    Config.                      Row  Col  MegaLAB    I/O        144-Pin  144-Pin  208-Pin  324-Pin  356-Pin
                  No.    Pin                                    Column     Bank       TQFP     FineLine PQFP     FineLine BGA
                         Note (10)
I/O 1 - 1 - - 8 - - 152 D5 F26 I/O 2 - 1 - - 8 - - 151 E3 H23 I/O 3 DATA6 1 - - 8 105 B2 150 G4 F24 I/O 4 - 1 - - 8 - - 148 F3 G25 I/O 6 - 2 - - 8 - - 147 G2 H25 I/O 7 DATA7 2 - - 8 104 C1 146 H6 G23 I/O 8 nWS 2 - - 8 103 C2 145 K5 H22 I/O 9 - 2 - - 8 - - 144 F2 H26 I/O 10 nRS 2 - - 8 102 D2 142 J6 H24 I/O 12 nCS 3 - - 8 101 D3 141 H5 J24 I/O 16 CS 3 - - 8 98 E3 138 M2 K25 I/O 17 DEV_CLRn 3 - - 8 97 E4 137 L5 L23 I/O 19 CLKLK_FB2n 4 - - 8 - F5 - M4 L24 I/O 21 CLK4n 4 - - 8 - F3 - L3 L26 I/O 23 CLK2n 4 - - 8 - G4 - J5 M24 I/O 33 DEV_OE 5 - - 7 84 J3 124 L4 R26 I/O 36 CLKLK_OUT2n 5 - - 7 - K2 121 N3 R22 I/O 39 LOCK2 6 - - 7 80 K3 119 N2 T24 I/O 40 - 6 - - 7 79 J4 117 G3 T23 I/O 41 LOCK4 6 - - 7 78 L2 116 R3 V25 I/O 42 - 6 - - 7 - - 113 H2 W24 I/O 43 - 6 - - 7 - - 112 H3 W23 I/O 45 - 7 - - 7 - - 111 H4 U26 I/O 46 - 7 - - 7 - - - G5 U25 I/O 47 - 7 - - 7 - - 110 G1 U24 Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
I/O 48 - 7 - - 7 - - - K4 U23 I/O 49 - 7 - - 7 76 L1 109 H1 U22 I/O 51 - 8 - - 7 - - - K1 V26 I/O 52 - 8 - - 7 - - - L1 V24 I/O 53 - 8 - - 7 75 L3 108 M1 W26 I/O 54 - 8 - - 7 - - 107 N1 V23 I/O 57 - - 1 1 6 - - 106 T3 AD24 I/O 58 - - 2 1 6 - - - V3 AE25 I/O 59 - - 2 1 6 - - - V4 AD23 I/O 60 - - 3 1 6 - - - P4 AE24 I/O 61 - - 3 1 6 - - - M5 AF25 I/O 62 - - 4 1 6 71 K4 104 T4 AF24 I/O 63 - - 4 1 6 - - 103 U4 AD22 I/O 64 - - 5 1 6 70 J5 102 U5 AE23 I/O 65 - - 5 1 6 - - - T5 AF23 I/O 66 - - 6 1 6 69 H6 101 R5 AE22 I/O 68 - - 6 1 6 68 L4 100 V5 AD21 I/O 69 - - 7 1 6 - - 99 R6 AF22 I/O 70 - - 7 1 6 67 K5 98 T6 AE21 I/O 71 - - 8 1 6 - - - U6 AD20 I/O 72 - - 8 1 6 66 J6 97 V6 AF21 I/O 73 - - 9 1 6 - - 96 P7 AE20 I/O 74 - - 9 1 6 - - 94 V7 AD19 I/O 75 - - 10 1 6 - - - U7 AF20 I/O 76 - - 10 1 6 65 L5 93 T7 AE19 Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
I/O 77 - - 11 1 6 - - - R7 AD18 I/O 79 - - 11 1 6 64 K6 92 N8 AF19 I/O 80 - - 12 1 6 63 - 91 V8 AE18 I/O 81 - - 12 1 6 - - 90 P8 AF18 I/O 82 - - 13 1 6 62 - 89 T8 AD17 I/O 83 - - 13 1 6 - - 88 R8 AE17 I/O 84 - - 14 1 6 - - 87 M9 AF17 I/O 85 - - 14 1 6 60 L6 85 N9 AD16 I/O 86 - - 15 1 6 59 - 84 P9 AE16 I/O 87 - - 15 1 6 - - - R9 AF16 I/O 88 - - 16 1 6 - - - R10 AD15 I/O 102 - - 16 2 5 50 L7 74 V9 AE11 I/O 103 - - 15 2 5 - - 73 P10 AD11 I/O 104 - - 15 2 5 - - - V10 AF10 I/O 105 - - 14 2 5 49 K7 72 N10 AE10 I/O 106 - - 14 2 5 - - - R11 AD10 I/O 107 - - 13 2 5 48 L8 71 P11 AF9 I/O 108 - - 13 2 5 - - - T11 AE9 I/O 109 - - 12 2 5 47 J7 70 M10 AF8 I/O 110 - - 12 2 5 - - 69 V11 AD9 I/O 111 - - 11 2 5 46 H7 68 N11 AE8 I/O 113 - - 11 2 5 - - 67 R12 AF7 I/O 114 - - 10 2 5 - - 66 T12 AD8 I/O 115 - - 10 2 5 44 K8 65 P12 AE7 I/O 116 - - 9 2 5 - - 63 U12 AF6 Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
I/O 117 - - 9 2 5 43 L9 62 V12 AD7 I/O 118 - - 8 2 5 41 J8 61 R13 AE6 I/O 119 - - 8 2 5 - - - T13 AF5 I/O 120 - - 7 2 5 - - 60 U13 AD6 I/O 121 - - 7 2 5 - - 59 V13 AE5 I/O 122 - - 6 2 5 40 H8 58 R14 AF4 I/O 124 - - 6 2 5 39 K9 57 T14 AF3 I/O 125 - - 5 2 5 - - - U14 AE4 I/O 126 - - 5 2 5 38 L10 56 V14 AD5 I/O 127 - - 4 2 5 - - 55 T15 AF2 I/O 128 - - 4 2 5 37 K10 54 U15 AE3 I/O 129 - - 3 2 5 - - - R16 AD4 I/O 130 - - 3 2 5 - - - V15 AC5 I/O 131 - - 2 2 5 - - 51 T16 AE2 I/O 132 - - 2 2 5 - - - U16 AD3 I/O 133 - - 1 2 5 - - - V16 AC4 I/O 136 - 8 - - 4 35 L12 50 T17 V5 I/O 137 - 8 - - 4 - - 49 U18 W2 I/O 138 - 8 - - 4 - - - R18 V4 I/O 139 - 8 - - 4 33 L11 48 P18 W1 I/O 141 - 7 - - 4 32 K11 47 N17 V3 I/O 142 - 7 - - 4 - - 46 N16 U5 I/O 143 - 7 - - 4 31 J9 45 K13 V2 I/O 144 - 7 - - 4 - - 44 M17 V1 I/O 145 - 7 - - 4 30 J11 41 K14 U3 Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
I/O 147 - 6 - - 4 29 J10 40 M16 U2 I/O 148 - 6 - - 4 - - 38 M15 T5 I/O 149 - 6 - - 4 27 H11 37 J13 U1 I/O 150 - 6 - - 4 - - 36 L13 T4 I/O 151 - 6 - - 4 26 H10 35 J12 T3 I/O 153 - 5 - - 4 25 - 34 L15 T2 I/O 154 - 5 - - 4 24 - 33 L14 R5 I/O 155 CLK3n 5 - - 4 - H9 32 H16 T1 I/O 157 CLK1n 5 - - 4 - G11 30 K15 R3 I/O 164 - 4 - - 3 15 F8 22 L17 N1 I/O 165 - 4 - - 3 - - 21 M18 N2 I/O 166 - 4 - - 3 14 F7 20 K18 M1 I/O 167 - 4 - - 3 - - 19 N18 M2 I/O 168 - 4 - - 3 13 E10 18 J18 M3 I/O 170 - 3 - - 3 11 E11 17 J15 M4 I/O 171 - 3 - - 3 - - 15 H17 L2 I/O 172 - 3 - - 3 10 E9 14 J14 L3 I/O 173 - 3 - - 3 - - 13 H18 K1 I/O 174 - 3 - - 3 9 E8 12 G17 L4 I/O 176 - 2 - - 3 8 D10 11 L18 K2 I/O 177 - 2 - - 3 - - 9 G18 L5 I/O 178 - 2 - - 3 7 D11 7 G16 K3 I/O 179 - 2 - - 3 - - 6 F17 J1 I/O 180 - 2 - - 3 6 C10 5 H14 K4 I/O 182 - 1 - - 3 - - - G15 J2 Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
I/O 183 - 1 - - 3 3 C11 4 L16 J3 I/O 184 - 1 - - 3 - - - H13 K5 I/O 185 - 1 - - 3 2 C12 3 G14 H2 I/O 187 - - 1 2 2 - - 2 A17 C3 I/O 188 - - 2 2 2 - - - A16 B2 I/O 189 - - 2 2 2 - - - B16 D5 I/O 190 - - 3 2 2 - - - E15 C4 I/O 191 - - 3 2 2 - - - A15 B3 I/O 192 - - 4 2 2 143 B11 207 B15 A2 I/O 193 - - 4 2 2 142 D9 206 C15 C5 I/O 194 - - 5 2 2 - - - F14 B4 I/O 195 - - 5 2 2 141 C9 205 A14 A3 I/O 196 - - 6 2 2 140 B10 204 B14 A4 I/O 198 - - 6 2 2 139 D8 203 C14 B5 I/O 199 - - 7 2 2 - - - D14 C6 I/O 200 - - 7 2 2 138 E7 202 A13 A5 I/O 201 - - 8 2 2 - - 201 B13 B6 I/O 202 - - 8 2 2 137 B9 200 C13 C7 I/O 203 - - 9 2 2 - - 198 D13 A6 I/O 204 - - 9 2 2 - - - A12 B7 I/O 205 - - 10 2 2 136 C6 197 E13 C8 I/O 206 - - 10 2 2 - - - B12 A7 I/O 207 - - 11 2 2 135 C8 196 C12 B8 I/O 209 - - 11 2 2 - - 195 E12 C9 I/O 210 - - 12 2 2 133 D7 194 D12 A8 Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
I/O 211 - - 12 2 2 - - 193 A11 B9 I/O 212 - - 13 2 2 132 C7 192 B11 A9 I/O 213 - - 13 2 2 - - - F11 C10 I/O 214 - - 14 2 2 - - 191 C11 B10 I/O 215 - - 14 2 2 - - 190 D11 A10 I/O 216 - - 15 2 2 131 B8 188 A10 C11 I/O 217 - - 15 2 2 - - - G10 B11 I/O 218 - - 16 2 2 130 B7 187 A9 A11 I/O 232 - - 16 1 1 122 B6 179 D9 C15 I/O 233 INIT_DONE - 15 1 1 121 D6 178 E11 A16 I/O 234 RDYnBSY - 15 1 1 120 E6 177 E10 B16 I/O 235 CLKUSR - 14 1 1 119 F6 176 F10 C16 I/O 236 - - 14 1 1 - - - E9 B17 I/O 237 - - 13 1 1 118 B5 175 D8 C17 I/O 238 - - 13 1 1 - - 174 C8 A18 I/O 239 DATA1 - 12 1 1 117 C5 173 F9 B18 I/O 240 - - 12 1 1 - - 171 B8 A19 I/O 241 - - 11 1 1 - - - A8 A17 I/O 243 - - 11 1 1 - - 170 D7 C18 I/O 244 DATA2 - 10 1 1 115 D5 168 E8 B20 I/O 245 - - 10 1 1 - - 167 C7 B19 I/O 246 - - 9 1 1 114 B4 166 B7 A20 I/O 247 - - 9 1 1 - - 165 A7 C19 I/O 248 - - 8 1 1 113 E5 164 E7 A21 I/O 249 - - 8 1 1 - - - C6 C20 Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
I/O 250 DATA3 - 7 1 1 112 C4 163 B6 B22 I/O 251 - - 7 1 1 - - 162 F8 B21 I/O 252 - - 6 1 1 - - 161 D6 A22 I/O 254 DATA4 - 6 1 1 111 C3 160 C5 A25 I/O 255 - - 5 1 1 - - 159 A6 C21 I/O 256 - - 5 1 1 110 A3 158 B5 A23 I/O 257 - - 4 1 1 - - - A5 B23 I/O 258 DATA5 - 4 1 1 109 B3 157 B2 C24 I/O 259 - - 3 1 1 - - - B4 C22 I/O 260 - - 3 1 1 - - - A4 A24 I/O 261 - - 2 1 1 - - - A3 B24 I/O 262 - - 2 1 1 - - - B3 C23 I/O 263 - - 1 1 1 - - - A2 B25 Ded. Fast I/O Pin 91 FAST4 - - - 5 56 M5 81 T9 AE14 Ded. Fast I/O Pin 99 FAST3 - - - 5 53 M8 77 T10 AF12 Ded. Fast I/O Pin 222 FAST1 - - - 1 127 A8 184 D10 A13 Ded. Fast I/O Pin 229 FAST2 - - - 1 124 A5 181 B9 A15 INPUT/GCLK 22 CLK4p - - - 8 95 F2 134 L2 M23 INPUT/GCLK 26 CLK2p - - - 8 92 G7 131 J4 N26 INPUT/GCLK 156 CLK3p - - - 4 23 G8 31 H15 R4 INPUT/GCLK 161 CLK1p - - - 4 20 F9 27 K16 P3 Ded. Config Pin 24 DATA0 - - - 8 94 G3 133 J2 M26 Ded. Config Pin 25 DCLK - - - 8 93 G2 132 J3 N25 Ded. Config Pin 27 nCE - - - 8 91 H5 130 K2 P26 Ded. Config Pin 89 CONF_DONE - - - 5 58 M3 83 U8 AE15 Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
Ded. Config Pin 90 NSTATUS - - - 5 57 M4 82 U9 AF15 Ded. Config Pin 159 NCONFIG - - - 4 22 G10 29 K17 R1 Ded. Config Pin 162 MSEL1 - - - 4 19 F10 26 J16 P2 Ded. Config Pin 163 MSEL0 - - - 4 18 F11 25 J17 P1 Ded. Config Pin 221 nCEO - - - 1 128 A9 185 C10 A12 Ded. JTAG Pin 28 TDI - - - 8 90 H2 129 K3 P25 Ded. JTAG Pin 100 TCK - - - 5 52 M9 76 U10 AE12 Ded. JTAG Pin 101 TMS - - - 5 51 M10 75 U11 AF11 Ded. JTAG Pin 220 TRST - - - 1 129 A10 186 B10 B12 Ded. JTAG Pin 230 TDO - - - 1 123 A4 180 C9 B15 PLL Related Pin 20 CLKLK_FB2p - - - 9 96 F4 135 N4 L25 PLL Related Pin 37 CLKLK_OUT2p - - - 9 81 J2 120 M3 R23 PLL Related Pin 160 CLKLK_ENA - - - 4 21 G9 28 K12 P4 VCCIO I/O bank number in parenthesis 5(3) A2(1) 8(3) E6(1) A1(2) VCCIO I/O bank number in parenthesis 28(4) A11(2) 42(4) F5(8) A26(1) VCCIO I/O bank number in parenthesis 45(5) D1(8) 53(5) F12(2) C1(3) VCCIO I/O bank number in parenthesis 61(6) D12(3) 80(5) G8(1) C12(2) VCCIO I/O bank number in parenthesis 89(7) K1(7) 86(6) G13(3) C14(1) VCCIO I/O bank number in parenthesis 107(8) K12(4) 115(7) H7(8) C26(8) VCCIO I/O bank number in parenthesis 116(1) M2(6) 136(8) H10(2) M5(3) VCCIO I/O bank number in parenthesis 144(2) M11(5) 172(1) J11(3) M22(8) VCCIO I/O bank number in parenthesis - - 189(2) K8(7) P5(4) VCCIO I/O bank number in parenthesis - - 208(2) L9(6) P22(7) VCCIO I/O bank number in parenthesis - - - L12(4) AD1(4) VCCIO I/O bank number in parenthesis - - - M6(7) AD12(5) Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
VCCIO I/O bank number in parenthesis - - - M11(5) AD14(6) VCCIO I/O bank number in parenthesis - - - N7(6) AD26(7) VCCIO I/O bank number in parenthesis - - - N14(4) AF1(5) VCCIO I/O bank number in parenthesis - - - P6(6) AF26(6) VCCIO I/O bank number in parenthesis - - - P13(5) - VCCINT 1 A7 1 F7 A14 VCCINT 16 B1 23 G6 B14 VCCINT 36 B12 52 G11 E1 VCCINT 55 F1 79 H9 E23 VCCINT 73 F12 105 H12 H1 VCCINT 86 H1 126 J8 J23 VCCINT 108 H12 156 K11 L1 VCCINT 125 M7 182 L7 M25 VCCINT - - - L10 R2 VCCINT - - - M8 T22 VCCINT - - - M13 U4 VCCINT - - - N5 Y26 VCCINT - - - N12 AB3 VCCINT - - - - AB25 VCCINT - - - - AF13 VCCINT - - - - AF14 VCC_CKLK4 13 - - - - - 100 D4 140 K6 K24 VCC_CKLK2 32 - - - - - 85 G6 125 J7 P23 VCC_CKOUT2 34 - - - - 9 83 H4 123 P3 R25 GNDIO I/O bank number in parenthesis 12(-) - 10(-) - - Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
GNDIO I/O bank number in parenthesis 42(-) - 43(-) - - GNDIO I/O bank number in parenthesis 72(-) - 64(-) - - GNDIO I/O bank number in parenthesis 106(-) - 95(-) - - GNDIO I/O bank number in parenthesis 134(-) - 114(-) - - GNDIO I/O bank number in parenthesis - - 149(-) - - GNDIO I/O bank number in parenthesis - - 169(-) - - GNDIO I/O bank number in parenthesis - - 199(-) - - GND_CKLK4 14 - - - - - 99 E2 139 L6 L22 GND_CKLK2 30 - - - - - 88 G5 128 K7 P24 GND_CKOUT2 35 - - - - 9 82 H3 122 P2 R24 GND 4 A1 16 D4 B1 GND 17 A6 24 D15 B13 GND 34 A12 39 E5 B26 GND 54 E1 78 E14 C2 GND 74 E12 118 F6 C13 GND 77 G1 127 F13 C25 GND 87 G12 143 G7 D3 GND 126 J1 183 G9 D4 GND - J12 - G12 D22 GND - M1 - H8 D23 GND - M6 - H11 D24 GND - M12 - J9 E5 GND - - - J10 N3 GND - - - K9 N4 GND - - - K10 N5 Function Pad Config. Row Col MegaLAB I/O 144-Pin 144-Pin 208-Pin 324-Pin 356-Pin No. Pin Column Bank TQFP FineLine PQFP FineLine BGA
                         Note (10)
GND - - - L8 N22 GND - - - L11 N23 GND - - - M7 N24 GND - - - M12 AB4 GND - - - N6 AB5 GND - - - N13 AC3 GND - - - P5 AC22 GND - - - P14 AC23 GND - - - R4 AC24 GND - - - R15 AD2 GND - - - - AD13 GND - - - - AD25 GND - - - - AE1 GND - - - - AE13 GND - - - - AE26


Back to Top

- PLDWorld -

 

Created by chm2web html help conversion utility.