EDA Interfaces

2. Create a Design for Use with the FPGA Compiler II Software



You can create VHDL and Verilog HDL design files with the Quartus® II Text Editor or another standard text editor for use with the Synopsys® FPGA Compiler II software.

To create a Verilog HDL or VHDL design for use with the FPGA Compiler II software:

  1. If you have not already done so, perform 1. Set Up the FPGA Compiler II Working Environment.

  2. Enter a VHDL or Verilog HDL design in the Quartus II Text Editor or another standard text editor and save it in your working directory.

  3. Describe your design using FPGA Compiler II-supported Verilog HDL or VHDL constructs. For information on synthesizable Verilog HDL or VHDL constructs, refer to the online HDL Reference Manual provided with the FPGA Compiler II software. The Quartus II software supports all LPM functions except the truth table, finite state machine, and pad functions. The FPGA Compiler II software supports all LPM megafunctions that are supported in the Quartus II software except the lpm_and, lpm_or, lpm_xor, and lpm_mux functions.

  4. To use megafunctions in the design, use the MegaWizard® Plug-In Manager (Tools menu) to generate and instantiate a megafunction variation. You can use the MegaWizard Plug-In Manager to create content-addressable memory (CAM), ClockLock® PLL, LVDS, and RAM functions. The following topics show how to create and instantiate some of these functions.

    Note: You can instantiate MegaCore® functions offered by Altera® or by members of the Altera Megafunction Partners Program (AMPPSM). The OpenCore® feature in the Quartus II software allows you to instantiate, compile, and simulate MegaCore functions before deciding whether to purchase a license for full device programming and postcompilation simulation support.

  5. To continue with the FPGA Compiler II design flow, proceed to 3. Set Up a Project with the FPGA Compiler II Software.


Back to Top

- PLDWorld -

 

Created by chm2web html help conversion utility.