Directs the Compiler to flatten all buses when creating VHDL Output Files (.vho). You should turn on this option if your EDA tool does not support buses.
- PLDWorld -
