Truncate Long Hierarchy Paths
See Also
Specifying Verilog HDL Output Settings
Specifying VHDL Output Settings
Verilog HDL Output Settings Dialog Box
VHDL Output Settings Dialog Box
Directs the Compiler to truncate hierarchical node names to 80
name characters
.
- PLDWorld -
Created by
chm2web
html help conversion utility.
