|
|
|
To perform a timing simulation of a Verilog or VHDL design with the Model Technology ModelSim®-Altera® (OEM) software:
If you have not already done so, perform 4. Map to Libraries and Compile Design Files with the ModelSim-Altera Software.
If your design contains device-wide reset or device power up signals, and if you have not already done so, set up the signals in the Verilog Output File or set up the signals in the VHDL Output File.
Choose Simulate (Simulate menu). The Simulate dialog box appears.
If you aare simulating a Verilog design, click the Verilog tab. Under Pulse Options, type 0
in the Error Limit and Rejection Limit boxes.
If you are simulating a VHDL design, to specify the Standard Delay Format Output File (.sdo):
Click Add.
In the Add SDF Entry dialog box, click Browse. The Select SDF File dialog box appears.
In the Files of type list, select All Files (*.*).
Select the SDF File.
Click Open.
Click OK.
If you are using a test bench file to provide simulation stimuli to your design, in the Apply to region box, specify the path to the design instance in the test bench, starting from the top-level design file. |
If you are simulating a Verilog design, to specify the ModelSim precompiled libraries:
Click the Libraries tab.
In the Search Libraries (-L) box, click Add.
Specify the \
<ModelSim-Altera install directory>\altera\verilog\
<device family>\
directory.
Click OK.
Click the Design tab.
In the Name list, click the + icon to expand the work directory and select the design entity that corresponds to the SDF Output File.
Click Add.
Select the top-level design file or test bench.
Click Add.
Click Load.
Perform the timing simulation in the ModelSim-Altera software.
|
- PLDWorld - |
|
Created by chm2web html help conversion utility. |