This style guide provides suggestions for formatting Text Design Files (.tdf), VHDL Design Files (.vhd), and Verilog Design Files (.v) to improve readability and thus avoid errors. The guidelines in the Style Guide are recommendations only and are not required for project files to compile successfully. Examples that illustrate guidelines are provided.

You can use the Text Editor's syntax coloring feature to identify typographical errors and different sections of AHDL, VHDL, or Verilog HDL code. Go to Using Syntax Coloring for more information.

Comments & Documentation
General Style Guidelines
Indentation Guidelines
Naming Conventions
White Space

Back to Top