Quartus

EPM7128B Devices



The EM7128B, a member of the MAX® 7000 device family, is based on second-generation MAX architecture and provides 228 registers, and 2,500 usable gates. The EPM7128B meets the low power and voltage requirements of 3.3-V applications ranging from notebook computers to battery-operated, hand-held equipment.

EPM7128B devices are available in 100-pin TQFP packages with 80 I/O pins, 100-pin FineLine BGA® packages with 80 I/O pins, and 144-pin TQFP packages with 96 I/O pins. Each device also contains four dedicated inputs.

The EPM7128B has 128 macrocells divided into 8 LABs. Each macrocell consists of a logic array, a product-term select matrix, and a programmable register. Each macrocell in a LAB can be supplemented with up to 16 shareable expander product terms and 15 high–speed parallel expander product terms to provide up to 32 product terms per macrocell for building complex logic functions. The EPM7128B also supports in-system programmability (ISP) and JTAG BST. The EPM7128B JTAG Instruction Register length is 10 and the JTAG ID code is 271280DD.

NOTE Preliminary support for new device packages may be available for this device. Pin-outs for devices with preliminary support are subject to change. For information on preliminary device support, refer to Quartus® II Software Release Notes, available on the Altera® web site. For complete information on the EPM7128B device, refer to the current MAX 7000B Programmable Logic Device Family Data Sheet, which is available from the Literature section of the Altera web site.


The following table displays the pin-out information for EPM7128B devices:


Function          Config.      LCell     OE MUX       LAB    IO        TQFP      FBGA      TQFP
                  Pin                    Pin;LCell           Bank      100       100       144 
                  Note (10)
Input/GCLK - - -/- - - 87 A6 125 Input/OE1n - - 1/- - - 88 B6 126 Input/GCLRn - - -/- - - 89 B5 127 Input/OE2n/GCLK - - 2/- - - 90 A5 128 I/O or Buried - 1 -/- A 1 2 C1 143 I/O or Buried - 2 -/- A - - - - I/O or Buried - 3 -/3 A 1 1 B1 142 I/O or Buried - 4 -/- A 1 - - 141 I/O or Buried - 5 -/4 A 1 100 B2 140 I/O or Buried - 6 -/- A 1 99 A2 139 I/O or Buried - 7 -/- A - - - - I/O or Buried - 8 6/5 A 1 98 A3 138 I/O or Buried - 9 -/- A 1 97 B3 137 I/O or Buried - 10 -/- A - - - - I/O or Buried - 11 3/1 A 1 96 A4 136 I/O or Buried - 12 -/- A 1 - - 134 I/O or Buried - 13 5/- A 1 94 B4 133 I/O or Buried - 14 -/- A 1 93 C4 132 I/O or Buried - 15 -/- A - - - - I/O or Buried - 16 4/6 A 1 92 C5 131 I/O or Buried - 17 -/- B 1 14 F4 18 I/O or Buried - 18 -/- B - - - - I/O or Buried - 19 -/5 B 1 13 E2 16 I/O or Buried - 20 -/- B 1 - - 15 I/O or Buried VREFA 21 -/2 B 1 12 - 14 Function Config. LCell OE MUX LAB IO TQFP FBGA TQFP Pin Pin;LCell Bank 100 100 144
                  Note (10)
I/O or Buried - 21 -/2 B 1 - E1 - I/O or Buried - 22 -/- B 1 10 E3 11 I/O or Buried - 23 -/- B - - - - I/O or Buried - 24 1/3 B 1 9 E4 10 I/O or Buried - 25 -/- B 1 8 D2 9 I/O or Buried - 26 -/- B - - - - I/O or Buried - 27 5/6 B 1 7 D1 8 I/O or Buried - 28 -/- B 1 - - 7 I/O or Buried - 29 3/- B 1 6 D3 6 I/O or Buried - 30 -/- B 1 5 C2 5 I/O or Buried - 31 -/- B - - - - I/O or Buried TDI 32 2/1 B 1 4 A1 4 I/O or Buried - 33 -/- C 1 25 K1 32 I/O or Buried - 34 -/- C - - - - I/O or Buried - 35 -/3 C 1 24 J1 31 I/O or Buried - 36 -/- C 1 - - 30 I/O or Buried - 37 -/4 C 1 23 H1 29 I/O or Buried - 38 -/- C 1 22 H2 28 I/O or Buried - 39 -/- C - - - - I/O or Buried - 40 6/5 C 1 21 G2 27 I/O or Buried - 41 -/- C 1 20 G1 26 I/O or Buried - 42 -/- C - - - - I/O or Buried - 43 -/1 C 1 19 G3 25 I/O or Buried - 44 -/- C 1 - - 23 I/O or Buried - 45 5/- C 1 17 F2 22 Function Config. LCell OE MUX LAB IO TQFP FBGA TQFP Pin Pin;LCell Bank 100 100 144
                  Note (10)
I/O or Buried - 46 -/- C 1 16 - 21 I/O or Buried VREFA 46 -/- C 1 - F1 - I/O or Buried - 47 -/- C - - - - I/O or Buried TMS 48 4/6 C 1 15 F3 20 I/O or Buried - 49 -/- D 1 37 K5 56 I/O or Buried - 50 -/- D - - - - I/O or Buried - 51 -/5 D 1 36 J5 55 I/O or Buried - 52 -/- D 1 - - 54 I/O or Buried - 53 -/2 D 1 35 H5 53 I/O or Buried - 54 -/- D 1 33 K4 45 I/O or Buried - 55 -/- D - - - - I/O or Buried - 56 1/3 D 1 32 J4 44 I/O or Buried - 57 -/- D 1 31 H4 42 I/O or Buried - 58 -/- D - - - - I/O or Buried - 59 4/6 D 1 30 J3 41 I/O or Buried - 60 -/- D 1 - - 40 I/O or Buried - 61 3/- D 1 29 K3 39 I/O or Buried - 62 -/- D 1 28 J2 38 I/O or Buried - 63 -/- D - - - - I/O or Buried - 64 2/1 D 1 27 K2 37 I/O or Buried - 65 -/- E 2 40 K6 60 I/O or Buried - 66 -/- E - - - - I/O or Buried - 67 -/5 E 2 41 J6 61 I/O or Buried - 68 -/- E 2 - - 62 I/O or Buried - 69 -/2 E 2 42 H6 63 Function Config. LCell OE MUX LAB IO TQFP FBGA TQFP Pin Pin;LCell Bank 100 100 144
                  Note (10)
I/O or Buried - 70 -/- E 2 44 K7 65 I/O or Buried - 71 -/- E - - - - I/O or Buried - 72 1/3 E 2 45 J7 67 I/O or Buried - 73 -/- E 2 46 H7 68 I/O or Buried - 74 -/- E - - - - I/O or Buried - 75 -/6 E 2 47 J8 69 I/O or Buried - 76 -/- E 2 - - 70 I/O or Buried - 77 3/- E 2 48 K8 71 I/O or Buried - 78 -/- E 2 49 K9 72 I/O or Buried - 79 -/- E - - - - I/O or Buried - 80 2/1 E 2 50 K10 74 I/O or Buried - 81 -/- F 2 52 J10 77 I/O or Buried - 82 -/- F - - - - I/O or Buried - 83 -/3 F 2 53 H10 78 I/O or Buried - 84 -/- F 2 - - 79 I/O or Buried - 85 -/4 F 2 54 H9 80 I/O or Buried - 86 -/- F 2 55 J9 81 I/O or Buried - 87 -/- F - - - - I/O or Buried - 88 6/5 F 2 56 G9 82 I/O or Buried - 89 -/- F 2 57 G10 83 I/O or Buried - 90 -/- F - - - - I/O or Buried - 91 -/1 F 2 58 G8 84 I/O or Buried - 92 -/- F 2 - - 86 I/O or Buried VREFB 93 5/- F 2 60 - 87 I/O or Buried - 93 5/- F 2 - F9 - Function Config. LCell OE MUX LAB IO TQFP FBGA TQFP Pin Pin;LCell Bank 100 100 144
                  Note (10)
I/O or Buried - 94 -/- F 2 61 F10 88 I/O or Buried - 95 -/- F - - - - I/O or Buried TCK 96 4/6 F 2 62 F8 89 I/O or Buried - 97 -/- G 2 63 F7 91 I/O or Buried - 98 -/- G - - - - I/O or Buried - 99 6/5 G 2 64 E9 92 I/O or Buried - 100 -/- G 2 - - 93 I/O or Buried - 101 -/2 G 2 65 E10 94 I/O or Buried - 102 -/- G 2 67 - 96 I/O or Buried VREFB 102 -/- G 2 - E8 - I/O or Buried - 103 -/- G - - - - I/O or Buried - 104 1/3 G 2 68 E7 97 I/O or Buried - 105 -/- G 2 69 D9 98 I/O or Buried - 106 -/- G - - - - I/O or Buried - 107 -/6 G 2 70 D10 99 I/O or Buried - 108 -/- G 2 - - 100 I/O or Buried - 109 3/- G 2 71 D8 101 I/O or Buried - 110 -/- G 2 72 C9 102 I/O or Buried - 111 -/- G - - - - I/O or Buried TDO 112 2/1 G 2 73 A10 104 I/O or Buried - 113 -/- H 2 75 C10 106 I/O or Buried - 114 -/- H - - - - I/O or Buried - 115 -/3 H 2 76 B10 107 I/O or Buried - 116 -/- H 2 - - 109 I/O or Buried - 117 -/4 H 2 77 B9 110 Function Config. LCell OE MUX LAB IO TQFP FBGA TQFP Pin Pin;LCell Bank 100 100 144
                  Note (10)
I/O or Buried - 118 -/- H 2 78 A9 111 I/O or Buried - 119 -/- H - - - - I/O or Buried - 120 6/5 H 2 79 A8 112 I/O or Buried - 121 -/- H 2 80 B8 113 I/O or Buried - 122 -/- H - - - - I/O or Buried - 123 -/1 H 2 81 A7 114 I/O or Buried - 124 -/- H 2 - - 116 I/O or Buried - 125 5/- H 2 83 B7 117 I/O or Buried - 126 -/- H 2 84 C7 118 I/O or Buried - 127 -/- H - - - - I/O or Buried - 128 4/6 H 2 85 C6 119 VCCINT - - - - - 39 D5 51 VCCINT - - - - - 91 G6 58 VCCINT - - - - - - - 123 VCCINT - - - - - - - 130 VCCIO - - - - 1 3 D4 24 VCCIO - - - - 1 18 F5 50 VCCIO - - - - 1 34 H3 144 VCCIO - - - - 2 51 C8 73 VCCIO - - - - 2 66 E6 76 VCCIO - - - - 2 82 G7 95 VCCIO - - - - 2 - - 115 GND - - - - - 11 C3 3 GND - - - - - 26 D6 13 GND - - - - - 38 D7 17 Function Config. LCell OE MUX LAB IO TQFP FBGA TQFP Pin Pin;LCell Bank 100 100 144
                  Note (10)
GND - - - - - 43 E5 33 GND - - - - - 59 F6 52 GND - - - - - 74 G4 57 GND - - - - - 86 G5 59 GND - - - - - 95 H8 64 GND - - - - - - - 85 GND - - - - - - - 105 GND - - - - - - - 124 GND - - - - - - - 129 GND - - - - - - - 135 No Connect - - - - - - - 1 No Connect - - - - - - - 2 No Connect - - - - - - - 12 No Connect - - - - - - - 19 No Connect - - - - - - - 34 No Connect - - - - - - - 35 No Connect - - - - - - - 36 No Connect - - - - - - - 43 No Connect - - - - - - - 46 No Connect - - - - - - - 47 No Connect - - - - - - - 48 No Connect - - - - - - - 49 No Connect - - - - - - - 66 No Connect - - - - - - - 75 No Connect - - - - - - - 90 Function Config. LCell OE MUX LAB IO TQFP FBGA TQFP Pin Pin;LCell Bank 100 100 144
                  Note (10)
No Connect - - - - - - - 103 No Connect - - - - - - - 108 No Connect - - - - - - - 120 No Connect - - - - - - - 121 No Connect - - - - - - - 122


Back to Top

- PLDWorld -

 

Created by chm2web html help conversion utility.