VHDL Objects

   ARCHITECTURE signals OF test IS
       SIGNAL a: BIT:='0';
              b, c: BIT:='1';
              out_1, out_2:  BIT;
   BEGIN
       out_1 <= a NAND b;
       out_2 <= out_1 XOR c;
   END signals;