VHDL Objects
Signals
Signals are used for communication between
components
Signals can be seen as
real
,
physical
signals
Some delay must be incurred in a signal assignment
SIGNAL
signal_name
:
type_name
[
:
=value
];
SIGNAL brdy : BIT; SIGNAL output :
INTEGER
:= 2;
