See Also

Displays a bar chart showing the number of data output signals, which are routed outside of the LAB from the logic cells within the LABs in the device. This section is omitted if you do not specify a Cyclone^™, Stratix^™, or Stratix^™ GX device for the project.

The following example shows a LAB Signals Sourced Out section generated for a sample design:

Back to Top