Compiler

Voltage



Specifies for the device selected for the current Compiler settings the default I/O standard, the VCCIO I/O bank voltage, and displays the device's core voltage.

Default I/O standard Specifies the I/O standard to be used for pins on the target device. The available standards vary based on the selected device family, and the default value displays automatically.
VCCIO I/O bank1 voltage Specifies the VCCIO voltage for the I/O bank1 that differs from the device core voltage. This option is available only for MAX® 7000B devices. MAX 7000B devices normally operate at 2.5 V. The VCCIO I/O bank1 voltage option specifies a device I/O pin voltage of 3.3, 2.5, or 1.8 V.
VCCIO I/O bank2 voltage Specifies the VCCIO voltage for the I/O bank2 that differs from the device core voltage. This option is available only for MAX 7000B devices. MAX 7000B devices normally operate at 2.5 V. The VCCIO I/O bank1 voltage option specifies a device I/O pin voltage of 3.3, 2.5, or 1.8 V.
Core voltage Displays the core voltage of the device. The voltage varies based on the device family.  More Details


Back to Top

- PLDWorld -

 

Created by chm2web html help conversion utility.