Settings and Configuration Files

LOGICLOCK_INCREMENTAL_COMPILE_ASSIGNMENT



Specifies whether to save synthesis results for the current compilation focus to a Verilog Quartus® Mapping File (.vqm). This keyword is case sensitive.

- PLDWorld -

 

Created by chm2web html help conversion utility.