1.4 FSM and Synthesis

• Many constraints imaginable for synthesis
• Mostly used constraints:
• Speed -> clock period
• Area -> maximum area set to 0
• Power -> maximum power allowed
• Operating environments
• Port attributes
• Constraints for FSM:
• Clock period
• FSM optimization (extraction) -> not often because less success
• FlipFlop and latch attributes