© LRS - UNI Erlangen-Nuremberg
Waveform Registered Output Example (1)
One clock period delay between STATE and output changes.
Input changes with clock edge result in a output change.
(Danger of unmeant values
)