drivers
The drivers command displays in the Main window the current value and scheduled future values for all the drivers of a specified VHDL signal or Verilog net. The driver list is expressed relative to the top-most design signal/net connected to the specified signal/net. If the signal/net is a record or array, each subelement is displayed individually. This command reveals the operation of transport and inertial delays and assists in debugging models.
Syntax
drivers
Arguments
<item_name>
Specifies the name of the signal or net whose values are to be shown. Required. All signal or net types are valid. Multiple names and wildcards are accepted.
Model Technology Incorporated Voice: (503) 641-1340 Fax: (503)526-5410 www.model.com sales@model.com |