Table of Contents Previous page Next page Index

ModelSim Documentation Bookcase

Model Technology Inc.


Optional conditions

Timing check ports and path delays can have optional conditions. The annotator uses the following rules to match conditions:

Timing check conditions are limited to very simple conditions, therefore the annotator can match the expressions based on semantics. For example,

SDF
Verilog
(SETUP data (COND (reset!=1) (posedge clock)) (5))
$setup(data, posedge clk &&& (reset==0), 0);

The conditions are semantically equivalent and a match occurs. In contrast, path delay conditions may be complicated and semantically equivalent conditions may not match. For example,

SDF
Verilog
(COND (r1 || r2) (IOPATH clk q (5)))
if (r1 || r2) (clk => q) = 5; // matches
(COND (r1 || r2) (IOPATH clk q (5)))
if (r2 || r1) (clk => q) = 5; // does not match

The annotator does not match the second condition above because the order of r1 and r2 are reversed.


Model Technology Inc.
Model Technology Incorporated
Voice: (503) 641-1340
Fax: (503)526-5410
www.model.com
sales@model.com
Table of Contents Previous page Next page Index

ModelSim Documentation Bookcase