Signal and subelement naming conventions
ModelSim supports naming conventions for VHDL and Verilog signal pathnames, VHDL array indexing, Verilog bit selection, VHDL subrange specification, and Verilog part selection.
Examples in Verilog and VHDL syntax:
top.chip.vlogsig /top/chip/vhdlsig vlogsig[3] vhdlsig(9) vlogsig[5:2] vhdlsig(5 downto 2)
Model Technology Incorporated Voice: (503) 641-1340 Fax: (503)526-5410 www.model.com sales@model.com |