Multiplier
module
synthesisable description with COMPASS ASIC synthesizer
prepared by P. Bakowski (designer K. Djigande)
back
to processor main module
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
LIBRARY COMPASS_LIB;
USE COMPASS_LIB.COMPASS.ALL;
use work.tms8.all;
entity mult32 is
port (a,b:in BIT32; outlow,outhigh:out BIT32);
end mult32;
architecture mult32_beh of mult32 is
component mult32x32
port (a,b:in BIT32; outlow,outhigh:out BIT32);
end component;
for all: mult32x32 use entity work.mult32x32(mult32x32);
begin
u1: mult32x32 port map( a=>a, b=>b, outlow=>outlow, outhigh=>outhigh);
end mult32_beh;
back
to processor main module
back
to synthesis lesson