Standard Cell Template
Vdd/Gnd Rail width rule of thumb is 5x minimum width
Sample Cell library provided with Cadence had cell heights that provided 9 horizontal routing tracks
- We will be somewhat conservative and use a cell height that gives 11 horizontal routing tracks (99 lambda).
Transistor areas should be positioned so that routing tracks in middle of cell are free