SMC (cont)

• The SMC showed a 2 -3 X performance gain over normal data caching on benchmarks that had unit stride

  • Delivered 90% of the available memory bandwidth
  • Experiment performed with EDO DRAM, peformance gains might have been more if used SDRAM

• The SMC showed a 10X performance on benchmarks that had non-unit stride

  • Non-unit stride caused data caches to fill with unwanted data

• SMC-type hardware has been used in Vector computers for a long time, so results are not surprising.

Previous slide

Next slide

Back to first slide

View graphic version