Cache Operation (again)

Note that a cache miss will require only twice as many bus transactions as a single shared bus processor if the data is not cached on the same row

Still has scalability limits in the row and column directions, but architecture does not require much extra hardware over a single shared bus system.

Note that a cache miss will require only twice as many bus transactions as a single shared bus processor if the data is not cached on the same row