Comments on Pipeline Example
Note that the pipeline stage broke the carry chain into two equal paths
- Each pipeline stage should have approximately the same combinational delay
- Clock speed will be set by the delay of the slowest pipeline stage
If I inserted 2 pipeline stages, I would need to break the carry chain delay into equal thirds
Could insert a pipeline stage between each BIT in order to get maximum clock speed