Registered Logic
C O M B
D F F S
The easiest way to make blocks of logic with DFFs used for registering the outputs is shown in the cmp8_reg.vhd example.
Notice that the process does NOT have a sensitivity list and uses a ‘wait’ statement on the clock.
Previous slide
Back to first slide
View graphic version