See Also

Cuts off the timing paths for all clear and preset signals in the current compilation focus design entity. When you turn this option on, the Timing Analyzer does not consider the delay along these paths during timing analysis.

When you turn Cut off clear and preset signal paths on, the Timing Analyzer does not include clear and preset signals to a D flipflop in the timing analysis. Cutting off these paths may help eliminate invalid paths from the timing analysis.