Allows you to include VHDL Settings in the VHDL Design File (.vhd) created for the current Block Design File (.bdf).
- PLDWorld -
