|
|
The EPM3064A, a member of the MAX® 3000 family, is based on second-generation MAX architecture and provides 64 registers and 1,250 usable gates. The EPM3064A meets the low power and voltage requirements of 3.3-V applications ranging from notebook computers to battery-operated, hand-held equipment.
EPM3064A devices are available in 44-pin PLCC packages with 30 I/O pins, 44-pin TQFP packages with 30 I/O pins, or 100-pin TQFP packages with 62 I/O pins. Each device also contains four dedicated inputs.
The EPM3064A has 64 macrocells divided into 4 LABs. Each macrocell consists of a logic array, a product–term select matrix, and a programmable register. Each macrocell in a LAB can be supplemented with up to 16 shareable expander product terms and 15 high–speed parallel expander product terms to provide up to 32 product terms per macrocell for building complex logic functions. The EPM3064A also supports in-system programmability (ISP) and JTAG BST. The EPM3064A JTAG Instruction Register length is 10; the Boundary-Scan Register length is 192; and the JTAG ID code is 170640DD.
 |
Preliminary support for new device packages may be available for this device. Pin-outs for devices with preliminary support are subject to change. For information on preliminary device support, refer to Quartus® II Software Release Notes, available on the Altera® web site. For complete information on the EPM3064A device, refer to the current MAX 3000A Programmable Logic Device Family Data Sheet, which is available from the Literature section of the Altera web site. |
The following table displays the pin-out information for EPM3064A devices:
Function Config. LCell OE MUX LAB IO PLCC TQFP TQFP
Pin Pin;LCell Bank 44 44 100
Note (10)
Input/GCLK - - -/- - - 43 37 87
Input/OE1n - - 1/- - - 44 38 88
Input/GCLRn - - -/- - - 1 39 89
Input/OE2n/GCLK - - 3/- - - 2 40 90
I/O or Buried - 1 -/2 A - 12 6 14
I/O or Buried - 2 -/- A - - - 13
I/O or Buried - 3 1/2 A - 11 5 12
I/O or Buried - 4 -/3 A - 9 3 10
I/O or Buried - 5 6/4 A - 8 2 9
I/O or Buried - 6 -/- A - - - 8
I/O or Buried - 7 -/- A - - - 6
I/O or Buried TDI 8 -/- A - 7 1 4
I/O or Buried - 9 -/- A - - - 100
I/O or Buried - 10 -/- A - - - 99
I/O or Buried - 11 3/1 A - 6 44 98
I/O or Buried - 12 -/- A - - - 97
I/O or Buried - 13 -/- A - - - 96
I/O or Buried - 14 5/- A - 5 43 94
I/O or Buried - 15 -/- A - - - 93
I/O or Buried - 16 4/- A - 4 42 92
I/O or Buried - 17 6/5 B - 21 15 37
I/O or Buried - 18 -/- B - - - 36
I/O or Buried - 19 6/4 B - 20 14 35
I/O or Buried - 20 -/5 B - 19 13 -
I/O or Buried - 21 -/2 B - 18 12 32
Function Config. LCell OE MUX LAB IO PLCC TQFP TQFP
Pin Pin;LCell Bank 44 44 100
Note (10)
I/O or Buried - 22 -/- B - - - 31
I/O or Buried - 23 -/- B - - - 30
I/O or Buried - 24 1/3 B - - - 29
I/O or Buried - 25 5/6 B - 16 10 25
I/O or Buried - 26 -/- B - - - 23
I/O or Buried - 27 -/- B - - - 21
I/O or Buried - 28 -/- B - - - 20
I/O or Buried - 29 -/- B - - - 19
I/O or Buried - 30 3/1 B - 14 8 17
I/O or Buried - 31 -/- B - - - 16
I/O or Buried TMS 32 -/- B - 13 7 15
I/O or Buried - 33 -/5 C - 24 18 40
I/O or Buried - 34 -/- C - - - 41
I/O or Buried - 35 6/4 C - 25 19 42
I/O or Buried - 36 -/5 C - 26 20 44
I/O or Buried - 37 -/- C - 27 21 45
I/O or Buried - 38 -/- C - - - 46
I/O or Buried - 39 -/- C - - - 47
I/O or Buried - 40 1/3 C - 28 22 48
I/O or Buried - 41 5/6 C - 29 23 52
I/O or Buried - 42 -/- C - - - 54
I/O or Buried - 43 -/- C - - - 56
I/O or Buried - 44 -/- C - - - 57
I/O or Buried - 45 -/- C - - - 58
I/O or Buried - 46 2/1 C - 31 25 60
Function Config. LCell OE MUX LAB IO PLCC TQFP TQFP
Pin Pin;LCell Bank 44 44 100
Note (10)
I/O or Buried - 47 -/- C - - - 61
I/O or Buried TCK 48 -/- C - 32 26 62
I/O or Buried - 49 -/2 D - 33 27 63
I/O or Buried - 50 -/- D - - - 64
I/O or Buried - 51 1/2 D - 34 28 -
I/O or Buried - 52 -/3 D - - - 67
I/O or Buried - 53 6/4 D - 37 31 68
I/O or Buried - 54 -/- D - - - 69
I/O or Buried - 55 -/- D - - - 71
I/O or Buried TDO 56 -/- D - 38 32 73
I/O or Buried - 57 3/- D - 39 33 75
I/O or Buried - 58 -/- D - - - 76
I/O or Buried - 59 -/- D - - - 79
I/O or Buried - 60 -/- D - - - 80
I/O or Buried - 61 -/- D - - - 81
I/O or Buried - 62 5/6 D - 40 34 83
I/O or Buried - 63 -/- D - - - 84
I/O or Buried - 64 4/- D - 41 35 85
VCCINT - - - - - 3 17 39
VCCINT - - - - - 23 41 91
VCCIO - - - - - 15 9 3
VCCIO - - - - - 35 29 18
VCCIO - - - - - - - 34
VCCIO - - - - - - - 51
VCCIO - - - - - - - 66
Function Config. LCell OE MUX LAB IO PLCC TQFP TQFP
Pin Pin;LCell Bank 44 44 100
Note (10)
VCCIO - - - - - - - 82
GND - - - - - 10 4 11
GND - - - - - 17 11 26
GND - - - - - 22 16 33
GND - - - - - 30 24 38
GND - - - - - 36 30 43
GND - - - - - 42 36 53
GND - - - - - - - 59
GND - - - - - - - 65
GND - - - - - - - 74
GND - - - - - - - 78
GND - - - - - - - 86
GND - - - - - - - 95
No Connect - - - - - - - 1
No Connect - - - - - - - 2
No Connect - - - - - - - 5
No Connect - - - - - - - 7
No Connect - - - - - - - 22
No Connect - - - - - - - 24
No Connect - - - - - - - 27
No Connect - - - - - - - 28
No Connect - - - - - - - 49
No Connect - - - - - - - 50
No Connect - - - - - - - 55
No Connect - - - - - - - 70
Function Config. LCell OE MUX LAB IO PLCC TQFP TQFP
Pin Pin;LCell Bank 44 44 100
Note (10)
No Connect - - - - - - - 72
No Connect - - - - - - - 77
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |