See Also

In a design, all of the data bits that belong to multiple-bit data and that are transferred between asynchronous clock domains should not be synchronized. Only the data bits that act as REQ (Request) and/or ACK (Acknowledge) signals for the transfer should be synchronized with two or more cascading registers in the receiving asynchronous clock domain.

If all the data bits belong to single-bit data, the synchronization of the data bits does not cause problems in the design.

If the data bits belong to multiple-bit data, the synchronization of the data bits that act as REQ and/or ACK signals should follow the following guidelines:

• The data bits that act as REQ and ACK signals should be synchronized with two or more cascading registers in the receiving asynchronous clock domain.

• The cascading registers should be triggered on the same clock edge.

• There should be no logic between the output of the transmitting clock domain and the cascaded registers in the receiving asynchronous clock domain.

Back to Top