|
|
A design should not contain shift register structures, which are structures where the output of a register directly drives the input of another register. If the two registers are triggered by clock edges at the same time, a hold time violation may occur.
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |