|
|
In a design, the synchronization of an external reset (which is a primary input that is used as a reset signal) should follow the following guidelines:
The external reset should be synchronized with two cascaded registers.
There should be no logic between the two cascaded registers.
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |