|
|
A gated reset, which is combinatorial logic used as a reset signal, should be synchronized in a design (that is, it should drive a register before driving one or more input reset ports of other registers). An asynchronous reset can cause glitches and stability problems in a design.
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |