See Also

In a design, the output of a register in one clock domain directly drives the input of another, synchronous register in another clock domain. If the two synchronous registers are triggered by clock edges at the same time, a hold time violation may occur.

Back to Top