Directs the Design Assistant to detect direct clock domain interface with coincident clock edges in the design.
- PLDWorld -
