Attempts a faster circuit placement, which may slightly reduce the fMAX for the design.
- PLDWorld -
