Specifies the logical name of a user-defined VHDL design library. This keyword is case sensitive.
- PLDWorld -
