|
Specifies the time unit used to represent timing delays in each Verilog Output File (.vo). The value for the EDA_TIME_SCALE
option may be between 0.001 ns and 10ns, and should be a multiple of 10.
- PLDWorld - |
|
Created by chm2web html help conversion utility. |