|
|
Specifies that, when the dual-port RAM is in dual-port or two single-port mode, the data of other signals, such as address and control signals, of DPRAM0 is routed to MegaLAB™ column 3, and the data of other signals of DPRAM1 is routed to MegaLAB column 4.
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |