Directs the Design Assistant to detect illegal input pins connected to clock nets used in the design.
- PLDWorld -
