Directs the Design Assistant to detect combinatorial logic output used as the on-chip clock in the design.
- PLDWorld -
