Directs the Design Assistant to detect a synchronizer for every signal between asynchronous clock domains in the design.
- PLDWorld -
