>
Course Outline
Homework Assignments
Unit 1 : Beginning VHDL
Unit 2 : Advanced VHDL
Unit 3 : CPU Design with VHDL
Coming Changes
Verilog Code
The Class notes are copyright © by Dr. Zainalabedin Navabi, Art work for the notes has been done by Fatemeh Asgari,
asgari@ece.neu.edu
, and Web pages have been developed by Funda Kutay.
Last modified July 1, 1998. Silviu Chiricescu is in charge of this page,
schirice@ece.neu.edu
, Under provision of: Prof. Zainalabedin Navabi,
navabi@ece.neu.edu
>
>
