Rules for
Actuals
and Locals
VHDL has two main restrictions on the association of locals with actuals
Local and actual must be of same data type
Local and actual must both be readable and writable
Locally declared
signals
are both and can connect to any local
port
