Sample VHDL
Design Process:

Finally, the logic equations may be mapped to specific logic gates. The models for these gates can come from many different libraries, and use specific or generic technologies. While this structural description ties together gate level logic, VHDL structural descriptions may be used to describe the interconnect of high level components as well (such as multiplexors, full adders, etc.).