Basic VHDL - Module 1

Module Goals

Comprehension of VHDL Basic Constructs
Understanding of the VHDL Timing Model
Familiarity with VHDL design descriptions