



Question 1

Midterm Oct 15, 2018

change $n_3 n_2 n_1 n_0$ single number
to $m_2 m_1 m_0$





COEN 6501 Midterm Oct 15, 2018

Question 2

Selecting the breakdown of the 11 bit adder with minimizing delay as objective.

- Options
- 1) 2 | 2 | 2 | 2 | 3 | 1 ----- 4 δ ✓
 - 2) 2 | 3 | 3 | 3 | 1 ----- 4 $\frac{1}{2} \delta$
 - 3) 2 | 2 | 3 | 4 | 1 ----- 4 $\frac{1}{2} \delta$
 - 4) 3 | 2 | 4 | 1 ----- 5 δ
 - 5) 1 | 1 | 1 | 2 | 2 | 2 | 2 | 1 ----- 4 δ ✓

Since delay minimization is the objective
Option-1 or 5 are both optimum
so we look for optimum ones within option 1 & 5
Option 1) (5+9) MUX + 20 FA } ✓
Option 2) (6+10) MUX + 21 FA }






The best scenario in terms of delay is using 11 bit
Ripple adder + MUX + AND but an AND of 11 in
is not practical, so break down the adder +
5 & 6 Adder, each stage adds delay of
MUX and AND gate.
So the Carry Select Adder is faster.

Q3

a) Both shift registers and barrel shifters are used for shifting data right or left. Barrel shifters shift several bits at the same time. Shift registers shift one bit at a time. For the same amount of shifts barrel shifters are faster than shift registers but have large areas.

b)



There is $\log_2^n = 3$ rows of muxes \rightarrow the delay of 3 shifts = delay of 5 shifts = $3T_m$