Aliases

VHDL provides the alias construct to enhance readability in VHDL descriptions. VHDL supports two types of aliases listed below:

1. Object aliases rename objects
   • constant
   • signal
   • variable
   • file
2. Non-object aliases rename items that are not objects
   • function names
   • literals
   • type names
   • attribute names