Sample VHDL
Design Process:

In the first stage of the design process, a high-level behavior of the adder is considered. This level uses abstract constructions (such as the IF-THEN-ELSE statement) to make the model more readable and comprehensible.

Simulation of the adder at this level proves correct understanding of the problem specifications of the adder. VHDL code for this adder will be shown later.