 | Let's write a VHDL model-- Notes Page -- | 
|
| Let's write a VHDL model-- Notes Page -- |
|
As was seen in an earlier module, a VHDL model contains an entity and an architecture. Here the entity, which defines the model's interface to the outside world, is shown.